Roadmap 0.9, Hardware design: HDL to silicon (Track HD)
HD.2 Chip design: netlist graph and schematic view
Read structural Verilog into a netlist graph and show it as a schematic using the shared schematic engine.
Plan docs/0.8-PART8.md.
Community comments
No comments yet
Add detail as we go: how you would use it, files or steps that show the problem, what other programs do. The team reads every comment.
Sign in or create a free account to add a comment.